Now Shipping 40/100G Optical Transport Forward Error Correction (FEC) and
Add this to your profile, blog, bookmarking site, or email this page.
Upcoming Events
More ViaSat News
- Broadband Case Studies
- Enterprise Case Studies
- Government Case Studies
- AcceleNet WAN Optimization
- Antenna Systems
- ASICs and IP Cores
- Aviation Broadband
- Broadband Services
- Broadband Systems
- Commercial Satellite Networks
- Corporate
- Data Links
- Financial
- Information Security
- Military Satcom
- Military Tactical Networking
- Mobile Broadband
- Optical Networking
- Short Range Radar
- VSAT Networks
- WildBlue Broadband Services
FEC and DSP cores available in fully verified ASIC/FPGA cores for 40/100G optical channels
Carlsbad, Calif. – ViaSat Inc. (NASDAQ: VSAT) is now shipping its forward error correction (FEC) and digital signal processing (DSP) cores for 40G and 100G optical transport. The company will be exhibiting these and other products at the European Conference and Exhibition on Optical Communication (ECOC) beginning September 20 in Torino, Italy.
ViaSat turbo product code (TPC) with soft-decision coding improves performance in high data rate, long haul, and metro applications by providing up to 11.4 dB net electrical coding gain (NECG). The algorithm of the TPC core is tuned for 40 and 100 Gbps data rates and is scalable beyond 100 Gbps for use with higher order modulations (e.g., QPSK, 8PSK, n-QAM) and even OFDM. The DSP cores are used to electronically compensate for optical fiber channel impairments and are customized for each customer’s channel model. Both FEC and DSP cores are designed for 40 or 65nm ASIC process and are optimized for low power consumption and latency.
Since enabling the first commercial use of TPCs in 1998, ViaSat has built an extensive portfolio of FEC and DSP cores that have demonstrated some of the best performances in the industry. The FEC and TPC cores are fully verified and available in ASIC and FPGA netlists. The ECC66100 FEC IP cores as well as custom high-speed DSP cores for various data rates and modulation formats are available today. Pricing and customization charges are available upon request by contacting Jim Keszenheimer, ViaSat business development manager at 216-706-7800 or ipcores@viasat.com.
ECC66100 Demo at ECOC 2010
ViaSat will exhibit in booth #194 at ECOC 2010, September 20-22 in Torino, Italy. Showcased in the booth will be a live demo of the high-speed TPC FEC IP core running on an Altera FPGA evaluation platform.
Forward-Looking Statements
This press release contains forward-looking statements that are subject to the safe harbors created under the Securities Act of 1933 and the Securities Exchange Act of 1934, including statements that refer to cost savings, gains in channel capacity, and channel impairment compensation for optical cables. Readers are cautioned that actual results could differ materially from those expressed in any forward-looking statements. Factors that could cause actual results to differ include continued turmoil in global financial markets and economies; the availability and cost of credit; the ability to successfully develop, introduce, and sell new products and enhancements; and other factors affecting the communications industry generally. In addition, please refer to the risk factors contained in ViaSat’s SEC filings available at www.sec.gov, including ViaSat’s most recent Annual Report on Form 10-K and Quarterly Reports on Form 10-Q. Readers are cautioned not to place undue reliance on any forward-looking statements, which speak only as of the date on which they are made. ViaSat undertakes no obligation to update or revise any forward-looking statements for any reason.

